to learn more about on semiconductor, please visit our website at www.onsemi.com please note: as part of the fairchild semiconductor integration, some of the fairchild orderable part numbers will need to change in order to meet on semiconductors system requirements. since the on semiconductor product management systems do not have the ability to manage part nomenclature that utilizes an underscore (_), the underscore (_) in the fairchild part numbers will be changed to a dash (-). this document may contain device numbers with an underscore (_). please check the on semiconductor website to verify the updated device numbers. the most current and up-to-date ordering information can be found at www.onsemi.com . please email any questions regarding the system integration to fairchild_questions@onsemi.com . is now part of on semiconductor and the on semiconductor logo are trademarks of semico nductor components industries, llc dba on semiconductor or its subsid iaries in the united states and/or other countries. on semiconductor ow ns the rights to a number of patents, trademarks, copyrights, trade secrets, and other intellec tual property. a listing of on semiconductor?s product/patent cover age may be accessed at www.onsemi.com/site/pdf/patent-marking.pdf . on semiconductor reserves the right to make changes without further notice to any products herein. on semicon ductor makes no warranty, representation or guarantee regarding the s uitability of its products for any particular purpose, nor does on semico nductor assume any liability arising out of the application or use of any product or circuit, and speci?ca lly disclaims any and all liability, including without limitation spe cial, consequential or incidental damages. buyer is responsible for i ts products and applications using on semiconductor products, including compliance with all laws, regul ations and safety requirements or standards, regardless of any suppor t or applications information provided by on semiconductor. ?typica l? parameters which may be provided in on semiconductor data sheets and/or speci?cations can and do vary in diffe rent applications and actual performance may vary over time. all operat ing parameters, including ?typicals? must be validated for each custo mer application by customer?s technical experts. on semiconductor does not convey any license und er its patent rights nor the rights of others. on semiconductor products a re not designed, intended, or authorized for use as a critical compone nt in life support systems or any fda class 3 medical devices or medical devices with a same or similar classi?ca tion in a foreign jurisdiction or any devices intended for implantation i n the human body. should buyer purchase or use on semiconductor products fo r any such unintended or unauthorized application, buyer shall indemnify and hold on semico nductor and its of?cers, employees, subsidiaries, af?liates, and di stributors harmless against all claims, costs, damages, and expense s, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associa ted with such unintended or unauthorized use, even if such claim alleges th at on semiconductor was negligent regarding the design or manufacture o f the part. on semiconductor is an equal opportunity/af?rmative action employer. this literatu re is subject to all applicable copyright laws and is not for resale in any manne r.
? 2005 fairchild semiconductor corporation ds005212 www.fairchildsemi.com september 1983 revised may 2005 MM74HC573 3-state octal d-type latch MM74HC573 3-state octal d-type latch general description the MM74HC573 high speed octal d-type latches utilize advanced silicon-gate p-well cmos technology. they pos- sess the high noise immunity and low power consumption of standard cmos integrated circuits, as well as the ability to drive 15 ls-ttl loads. due to the large output drive capability and the 3-state feature, these devices are ide- ally suited for interfacing with bus lines in a bus organized system. when the latch enable(le) input is high, the q out- puts will follow the d inputs. when the latch enable goes low, data at the d inputs will be retained at the out- puts until latch enable returns high again. when a high logic level is applied to the output control oc input, all outputs go to a high impedance state, regardless of what signals are present at the other inputs and the state of the storage elements. the 74hc logic family is speed, function and pinout com- patible with the standard 74ls logic family. all inputs are protected from damage due to static discharge by internal diode clamps to v cc and ground. features typical propagation delay: 18 ns wide operating voltage range: 2 to 6 volts low input current: 1 p a maximum low quiescent current: 80 p a maximum (74hc series) compatible with bus-oriented systems output drive capability: 15 ls-ttl loads ordering code: devices also available in tape and reel. specify by appending the suffix lett er x to the ordering code. connection diagram top view truth table h high level l low level q 0 level of output before steady-state input conditions were established. z high impedance x don't care order number package number package description MM74HC573wm m20b 20-lead small outline integrated circuit (soic), jedec ms-013, 0.300" wide MM74HC573sj m20d 20-lead small outline package (sop), eiaj type ii, 5.3mm wide MM74HC573mtc mtc20 20-lead thin shrink small outline package (tssop), jedec mo-153, 4.4mm w ide MM74HC573n n20a 20-lead plastic dual-in-line package (pdip), jedec ms-001, 0.300" wide output latch data output control enable lhhh lhll llxq 0 hxxz
www.fairchildsemi.com 2 MM74HC573 absolute maximum ratings (note 1) (note 2) recommended operating conditions note 1: absolute maximum ratings are those values beyond which dam- age to the device may occur. note 2: unless otherwise specified all voltages are referenced to ground. note 3: power dissipation temperature derating plastic n package: 12 mw/ q c from 65 q c to 85 q c. dc electrical characteristics (note 4) note 4: for a power supply of 5v r 10% the worst-case output voltages (v oh , and v ol ) occur for hc at 4.5v. thus the 4.5v values should be used when designing with this supply. worst-case v ih and v il occur at v cc 5.5v and 4.5v respectively. (the v ih value at 5.5v is 3.85v.) the worst-case leakage cur- rent (i in , i cc , and i oz ) occur for cmos at the higher voltage and so the 6.0v values should be used. supply voltage (v cc ) 0.5 to 7.0v dc input voltage (v in ) 1.5 to v cc 1.5v dc output voltage (v out ) 0.5 to v cc 0.5v clamp diode current (i ik , i ok ) r 20 ma dc output current, per pin (i out ) r 35 ma dc v cc or gnd current, per pin (i cc ) r 70 ma storage temperature range (t stg ) 65 q c to 150 q c power dissipation (p d ) (note 3) 600 mw s.o. package only 500 mw lead temperature (t l ) (soldering 10 seconds) 260 q c min max units supply voltage (v cc )2 6 v dc input or output voltage 0 v cc v (v in , v out ) operating temperature range (t a ) 40 85 q c input rise or fall times (t r , t f ) v cc 2.0v 1000 ns v cc 4.5v 500 ns v cc 6.0v 400 ns symbol parameter conditions v cc t a 25 q ct a 40 to 85 q ct a 55 to 125 q c units typ guaranteed limits v ih minimum high level input 2.0v 1.5 1.5 1.5 v voltage 4.5v 3.15 3.15 3.15 v 6.0v 4.2 4.2 4.2 v v il maximum low level input 2.0v 0.5 0.5 0.5 v voltage 4.5v 1.35 1.35 1.35 v 6.0v 1.8 1.8 1.8 v v oh minimum high level output v in v ih or v il voltage |i out | d 20 p a 2.0v 2.0 1.9 1.9 1.9 v 4.5v 4.5 4.4 4.4 4.4 v 6.0v 6.0 5.9 5.9 5.9 v v in v ih or v il |i out | d 6.0 ma 4.5v 4.2 3.98 3.84 3.7 v |i out | d 7.8 ma 6.0v 5.7 5.48 5.34 5.2 v v ol maximum low level output v in v ih or v il voltage |i out | d 20 p a 2.0v 0 0.1 0.1 0.1 v 4.5v 0 0.1 0.1 0.1 v 6.0v 0 0.1 0.1 0.1 v v in v ih or v il |i out | d 6.0 ma 4.5v 0.2 0.26 0.33 0.4 v |i out | d 7.8 ma 6.0v 0.2 0.26 0.33 0.4 v i in maximum input current v in v cc or gnd 6.0v r 0.1 r 1.0 r 1.0 p a i oz maximum 3-state output v out v cc or gnd leakage current oc v ih 6.0v r 0.5 r 5.0 r 10 p a i cc maximum quiescent supply v in v cc or gnd current i out 0 p a 6.0v 8.0 80 160 p a ' i cc quiescent supply current v cc 5.5v oe 1.0 1.5 1.8 2.0 ma per input pin v in 2.4v le 0.6 0.8 1.0 1.1 ma or 0.4v (note 4) data 0.4 0.5 0.6 0.7 ma
3 www.fairchildsemi.com MM74HC573 ac electrical characteristics v cc 5v, t a 25 q c, t r t f 6 ns ac electrical characteristics symbol parameter conditions typ guaranteed units limit t phl , t plh maximum propagation delay, data to q c l 45 pf 16 20 ns t phl , t plh maximum propagation delay, le to q c l 45 pf 14 22 ns t pzh , t pzl maximum output enable time r l 1 k : 15 27 ns c l 45 pf t phz , t plz maximum output disable time r l 1 k : 13 23 ns c l 5 pf t s minimum set up time, data to le 10 15 ns t h minimum hold time, le to data 2 5 ns t w minimum pulse width, le or data 10 16 ns symbol parameter conditions v cc t a 25 q ct a 40 to 85 q ct a 55 to 125 q c units typ guaranteed limits t phl , t plh maximum propagation c l 50 pf 2.0v 45 110 138 165 ns delay data to q c l 150 pf 2.0v 58 150 188 225 ns c l 50 pf 4.5v 17 22 28 33 ns c l 150 pf 4.5v 21 30 38 40 ns c l 50 pf 6.0v 15 19 24 29 ns c l 150 pf 6.0v 19 26 33 39 ns t phl , t plh maximum propagation c l 50 pf 2.0v 46 115 138 165 ns delay, le to q c l 150 pf 2.0v 60 155 194 233 ns c l 50 pf 4.5v 14 23 29 35 ns c l 150 pf 4.5v 21 31 47 47 ns c l 50 pf 6.0v 12 20 25 30 ns c l 150 pf 6.0v 19 27 34 41 ns t pzh , t pzl maximum output enable r l 1 k : time c l 50 pf 2.0v 55 140 175 210 ns c l 150 pf 2.0v 67 180 225 270 ns c l 50 pf 4.5v 15 28 35 42 ns c l 150 pf 4.5v 24 36 45 54 ns c l 50 pf 6.0v 14 24 30 36 ns c l 150 pf 6.0v 22 31 39 47 ns t phz , t plz maximum output disable r l 1 k : 2.0v 40 125 156 188 ns time c l 50 pf 4.5v 13 25 31 38 ns 6.0v 12 21 27 32 ns t s minimum set up time 2.0v 30 75 95 110 ns data to le 4.5v 10 15 19 22 ns 6.0v 9 13 16 19 ns t h minimum hold time 2.0v 25 31 38 ns le to data 4.5v 5 6 7 ns 6.0v 4 5 6 ns t w minimum pulse width le, 2.0v 30 80 100 120 ns or data 4.5v 9 16 20 24 ns 6.0v 8 14 18 20 ns t tlh , t thl maximum output rise c l 50 pf 2.0v 25 60 75 90 ns and fall time, clock 4.5v 7 12 15 18 ns 6.0v 6 10 13 15 ns c pd power dissipation capacitance oc v cc 5p f (note 5) (per latch) oc gnd 52 pf c in maximum input 5 10 10 10 pf capacitance
www.fairchildsemi.com 4 MM74HC573 ac electrical characteristics (continued) note 5: c pd determines the no load dynamic power consumption, p d c pd v cc 2 f i cc v cc , and the no load dynamic current consumption, i s c pd v cc f i cc . symbol parameter conditions v cc t a 25 q ct a 40 to 85 q ct a 55 to 125 q c units typ guaranteed limits c out maximum output 15 20 20 20 pf capacitance
5 www.fairchildsemi.com MM74HC573 physical dimensions inches (millimeters) unless otherwise noted 20-lead small outline integrated circuit (soic), jedec ms-013, 0.300" wide package number m20b
www.fairchildsemi.com 6 MM74HC573 physical dimensions inches (millimeters) unless otherwise noted (continued) 20-lead small outline package (sop), eiaj type ii, 5.3mm wide package number m20d
7 www.fairchildsemi.com MM74HC573 physical dimensions inches (millimeters) unless otherwise noted (continued) 20-lead thin shrink small outline package (tssop), jedec mo-153, 4.4mm wide package number mtc20
www.fairchildsemi.com 8 MM74HC573 3-state octal d-type latch physical dimensions inches (millimeters) unless otherwise noted (continued) 20-lead plastic dual-in-line package (pdip), jedec ms-001, 0.300" wide package number n20a fairchild does not assume any responsibility for use of any circuitry described, no circ uit patent licenses are implied and fairchild reserves the right at any time without notice to change said circuitry and specifications. life support policy fairchild s products are not authorized for use as critical components in life support devices or systems without the express written approval of the president of fairchild semiconductor corporation. as used herein: 1. life support devices or systems are devices or systems which, (a) are intended for surgical implant into the body, or (b) support or sustain life, and (c) whose failure to perform when properly used in accordance with instructions for use provided in the labeling, can be rea- sonably expected to result in a significant injury to the user. 2. a critical component in any component of a life support device or system whose failure to perform can be rea- sonably expected to cause the failure of the life support device or system, or to affect its safety or effectiveness. www.fairchildsemi.com
www. onsemi.com 1 on semiconductor and are trademarks of semiconductor components industries, llc dba on semiconductor or its subsidiaries i n the united states and/or other countries. on semiconductor owns the rights to a number of patents, trademarks, copyrights, trade secrets, and other intellectual property . a listing of on semiconductors product/patent coverage may be accessed at www.onsemi.com/site/pdf/patent ? marking.pdf . on semiconductor reserves the right to make changes without further notice to any products herein. on semiconductor makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does on semiconductor assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including wi thout limitation special, consequential or incidental damages. buyer is responsible for its products and applications using on semiconductor products, including compliance with all laws, reg ulations and safety requirements or standards, regardless of any support or applications information provided by on semiconductor. typical parameters which may be provided in on semiconductor data sheets and/or specifications can and do vary in dif ferent applications and actual performance may vary over time. all operating parameters, including typic als must be validated for each customer application by customers technical experts. on semiconductor does not convey any license under its patent rights nor the right s of others. on semiconductor products are not designed, intended, or authorized for use as a critical component in life support systems or any fda class 3 medical devices or medical devices with a same or similar classification in a foreign jurisdiction or any devices intended for implantation in the human body. should buyer purchase or use on semicondu ctor products for any such unintended or unauthorized application, buyer shall indemnify and hold on semiconductor and its officers, employees, subsidiaries, affiliates, and distrib utors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use, even if such claim alleges that on semiconductor was negligent regarding the design or manufacture of the part. on semiconductor is an equal opportunity/affirmative action employer. this literature is subject to all applicable copyright laws and is not for resale in any manner. publication ordering information n. american technical support : 800 ? 282 ? 9855 toll free usa/canada europe, middle east and africa technical support: phone: 421 33 790 2910 japan customer focus center phone: 81 ? 3 ? 5817 ? 1050 www.onsemi.com literature fulfillment : literature distribution center for on semiconductor 19521 e. 32nd pkwy, aurora, colorado 80011 usa phone : 303 ? 675 ? 2175 or 800 ? 344 ? 3860 toll free usa/canada fax : 303 ? 675 ? 2176 or 800 ? 344 ? 3867 toll free usa/canada email : orderlit@onsemi.com on semiconductor website : www.onsemi.com order literature : http://www.onsemi.com/orderlit for additional information, please contact your localsales representative ? semiconductor components industries, llc
|
